WARNING:
JavaScript is turned OFF. None of the links on this concept map will
work until it is reactivated.
If you need help turning JavaScript On, click here.
This Concept Map, created with IHMC CmapTools, has information related to: Full_Duplex_Serial, bits-loop Test rxtxmode: invers/tristate, call compare count to sampling time, Funktion des Sendepuffers: tail pointer T, check for LIN-Flag means: more start bits to wake up lin slaves, justify & trim input Byte, adjust polarity of byte write byte to global memory, start bit detected? as we test we are already "in" the bit due to loop latency, wait for out buffer rdy started check for "endrun", Puffer Anfang n, The mark signal is 0,0 Three start transitions are possible:, compare count to sampling time wait loop bit start loop, functionality: expand first byte to appropriate length: 2 byte to synchronize with input uart. ( 13 bits are required by LIN specification ) go to normal regime, check for LIN-Flag setup for lin 21 bits, start bit detected? yes set up: number of bits (+1) e.g. 9 number of clock ticks / bit add half bit to timer counter substract an fixed offset for to have better result at high baudrates, if the second transition is illegal (diagonal), this signals a next bit of meta information eg 10, write new byte to HEAD -position and increment pointer buffer not full if tail pointer not one ahead head pointer, 10 01, call a little chunk of transmit, tail wird vom entnehmenden prozess geändert zeigt auf nächste Ausgabestelle. Puffer hat platz, wenn tail "hinter" head, txBuBegi pointer Start of rx-Buffer, 2013, July: Implementation of quadrature signal